USPTO PATENT FULL-TEXT AND IMAGE DATABASE



Searching 1790 to present...

Results of Search in 1790 to present db for:

((((("maximal energy" OR "maximum energy") AND "per cycle") AND time) AND cycle) AND constraint): 6 patents.

Hits 1 through 6 out of 6





("maximal energy" or "maximum energy") and "per cyc

PAT. NO. Title

- 1 6,394,242 Apparatus and method for confinement and damping of vibration energy
- 2 6,300,720 I Plasma gun and methods for the use thereof
- 3 6,116,389 Apparatus and method for confinement and damping of vibration energy
- 4 5,370,352 T Damped vibration isolation system
- 5 4,787,247 In Scanning apparatus and method
- 6 4,638,194 Coherent magneto-caloric effect superconductive heat engine process cycle



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide

("maximal energy" or "maximum energy") and "per cycle" and

SEARCH

Feedback Report a problem Satisfaction survey

Terms used maximal energy or maximum energy and per cycle and time and cycle and constraint

Found 22,619 of 151,219

Sort results bν

Display

results

relevance \triangle expanded form \triangle

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

window

Result page: **1** <u>2</u> <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Relevance scale \square

Best 200 shown

1 Session 8B: Real time scheduling and performance analysis: Energy efficient real-time scheduling

Amit Sinha, Anantha P. Chandrakasan

November 2001 Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(163.68 KB)

Additional Information: full citation, abstract, references, citings, index terms

Real-time scheduling on processors that support dynamic voltage and frequency scaling is analyzed. The Slacked Earliest Deadling First (SEDF) algorithm is proposed and it is shown that the algorithm is optimal in minimizing processor energy consumption and maximum lateness. An upper bound on the processor energy savings is also derived. Real-time scheduling of periodic tasks is also analyzed and optimal voltage and frequency allocation for a given task set is determined that guarantees schedulab ...

2 Energy-aware systems: Energy-efficient, utility accrual scheduling under resource constraints for mobile embedded systems



Haisang Wu, Binoy Ravindran, E. Douglas Jensen, Peng Li

September 2004 Proceedings of the fourth ACM international conference on Embedded software

Full text available: pdf(379.20 KB) Additional Information: full citation, abstract, references, index terms

We present an energy-efficient real-time scheduling algorithm called the Resourceconstrained Energy-Efficient Utility Accrual Algorithm (or ReUA). ReUA considers an application model where activities are subject to time/utility function-time constraints, resource dependencies including mutual exclusion constraints, and statistical performance requirements including probabilistically satisfied, activity (timeliness) utility bounds. Further, ReUA targets mobile embedded systems where syste ...

Keywords: energy-efficient scheduling, real-time systems, time/utility functions, utility accrual scheduling

3 Compile-time dynamic voltage scaling settings: opportunities and limits Fen Xie, Margaret Martonosi, Sharad Malik



May 2003 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, Volume 38 Issue 5

Full text available: pdf(291.26 KB) Additional Information: full citation, abstract, references, citings, index terms

With power-related concerns becoming dominant aspects of hardware and software design, significant research effort has been devoted towards system power minimization. Among run-time power-management techniques, dynamic voltage scaling (DVS) has emerged as an important approach, with the ability to provide significant power savings. DVS exploits the ability to control the power consumption by varying a processor's supply voltage (V) and clock frequency (f). DVS controls energy by scheduling diffe ...

Keywords: analytical model, compiler, dynamic voltage scaling, low power, mixed-integer linear programming

4 Low-power system design: Task scheduling and voltage selection for energy minimization

Yumin Zhang, Xiaobo Sharon Hu, Danny Z. Chen June 2002 **Proceedings of the 39th conference on Design automation**

Full text available: pdf(185.38 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>

In this paper, we present a two-phase framework that integrates task assignment, ordering and voltage selection (VS) together to minimize energy consumption of real-time dependent tasks executing on a given number of variable voltage processors. Task assignment and ordering in the first phase strive to maximize the opportunities that can be exploited for lowering voltage levels during the second phase, i.e., voltage selection. In the second phase, we formulate the VS problem as an Integer Progra ...

Keywords: task scheduling, voltage selection

Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling Fen Xie, Margaret Martonosi, Sharad Malik



September 2004 ACM Transactions on Architecture and Code Optimization (TACO),
Volume 1 Issue 3

Full text available: pdf(980.11 KB) Additional Information: full citation, abstract, references, index terms

Dynamic voltage scaling (DVS) has become an important dynamic power-management technique to save energy. DVS tunes the power-performance tradeoff to the needs of the application. The goal is to minimize energy consumption while meeting performance needs. Since CPU power consumption is strongly dependent on the supply voltage, DVS exploits the ability to control the power consumption by varying a processor's supply voltage and clock frequency. However, because of the energy and time overhead asso ...

Keywords: Analytical model, compiler, dynamic voltage scaling, low power, mixed-integer linear programming

Procrastination scheduling in fixed priority real-time systems

Ravindra Jejurikar, Rajesh Gupta



Full text available: pdf(115.60 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>

Procrastination scheduling has gained importance for energy efficiency due to the rapid increase in the leakage power consumption. Under procrastination scheduling, task executions are delayed to extend processor shutdown intervals, thereby reducing the idle

energy consumption. We propose algorithms to compute the maximum procrastination intervals for tasks scheduled by either the fixed priority or the dual priority scheduling policy. We show that dual priority scheduling always guarantees longe ...

Keywords: critical speed, fixed priority, leakage power, low power scheduling, procrastication scheduling, real-time systems

7 Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, A. Nicolau March 2002 Proceedings of the conference on Design, automation and test in Europe



Full text available: pdf(611.08 KB)

Publisher Site

Additional Information: full citation, abstract

Dynamic voltage scaling (DVS) is a known effective mechanism for reducing CPU energy consumption withoutsignificant performance degradation. While a lot of workhas been done on inter-task scheduling algorithms to implementDVS under operating system control, new researchchallenges exist in intra-task DVS techniques under softwareand compiler control. In this paper we introduce anovel intra-task DVS technique under compiler control usingprogram checkpoints. Checkpoints are generated atcompile time ...

8 Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems



Le Yan, Jiong Luo, Niraj K. Jha

November 2003 Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Dynamic voltage scaling (DVS) is a powerful technique for reducing dynamic power consumption in a computing system. However, astechnology feature size continues to scale, leakage power is increasing and willlimit power savings obtained by DVS alone. Previous system-level real-timescheduling approaches use DVS alone to optimize power consumption withoutconsidering leakage power. To overcome this limitation, we propose a newscheduling algorithm that combines DVS and adaptive body biasing (ABB)to si ...

9 A trace-based binary compilation framework for energy-aware computing Lian Li, Jingling Xue



June 2004 ACM SIGPLAN Notices, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools, Volume 39 Issue 7

Full text available: pdf(441.18 KB) Additional Information: full citation, abstract, references, index terms

Energy-aware compilers are becoming increasingly important for embedded systems due to the need to meet conflicting constraints on time, code size and power consumption. We introduce a trace-based, offline compiler framework on binaries and demonstrate its benefits in supporting energy optimisations. The key innovation lies in identifying frequently executed paths in a binary program and duplicating them as single-entry traces. Separating frequently from infrequently executed paths enables the c ...

Keywords: binary translation, energy optimisation, link-time optimisation, profile-guided optimisation, trace

10 System-level synthesis of low-power hard real-time systems

Darko Kirovski, Miodrag Potkoniak

June 1997 Proceedings of the 34th annual conference on Design automation - Volume 00

Full text available: pdf(138.77 KB)
Publisher Site

Full text available: pdf(109.61 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

We present a system-level approach for power optimization undera set of user specified costs and timing constraints of hard real-timedesigns. The approach optimizes all three degrees of freedom forpower minimization, namely switching activity, effective capacityand voltage supply. We first define two key associated optimization problems, processorallocation and task assignment, and establish their computational complexity. Efficient algorithms are developed for bothsystem design problems. The stat ...

11 <u>Design space exploration and scheduling for embedded software: Leakage aware dynamic voltage scaling for real-time embedded systems</u>
Ravindra Jejurikar, Cristiano Pereira, Rajesh Gupta
June 2004 **Proceedings of the 41st annual conference on Design automation**

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

A five-fold increase in leakage current is predicted with each technology generation. While Dynamic Voltage Scaling (DVS) is known to reduce dynamic power consumption, it also causes increased leakage energy drain by lengthening the interval over which a computation is carried out. Therefore, for minimization of the total energy, one needs to determine an operating point, called the *critical speed*. We compute processor slowdown factors based on the critical speed for energy minimization. ...

Keywords: EDF scheduling, critical speed, leakage power, low power scheduling, procrastication, real-time systems

12 <u>Power optimization for real-time and media-rich embedded systems: Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding</u>
Kihwan Choi, Ramakrishna Soma, Massoud Pedram

June 2004 Proceedings of the 41st annual conference on Design automation

Full text available: pdf(365.55 KB) Additional Information: full citation, abstract, references, index terms

This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption using the computational workload decomposition. This technique decomposes the workload for decoding a frame into on-chip and off-chip workloads. The execution time required for the on-chip workload is CPU frequency-dependent, whereas the off-chip workload execution time does not change, regardless of the CPU frequency, resulting in the maximum energy savings by setting ...

Keywords: MPEG decoding, low power, voltage and frequency scaling

13 Profile-based adaptation for cache decay

Karthik Sankaranarayanan, Kevin Skadron

September 2004 ACM Transactions on Architecture and Code Optimization (TACO),
Volume 1 Issue 3

Full text available: pdf(172.35 KB)

Additional Information: full citation, abstract, references, citings, index terms

"Cache decay" is a set of leakage-reduction mechanisms that put cache lines that have not been accessed for a specific duration into a low-leakage standby mode. This duration is called the decay interval, and its optimal value varies across applications. This paper describes an adaptation technique that analytically finds the optimal decay interval through profiling, and shows that the most important variables required for finding the optimal decay interval can be estimated with a reasonable deg ...

Keywords: Adaptation, cache decay, interval, leakage power

14 Power modeling and optimization for embedded systems: Memory access scheduling and binding considering energy minimization in multi-bank memory systems

Chun-Gi Lyuh, Taewhan Kim



June 2004 Proceedings of the 41st annual conference on Design automation

Full text available: pdf(158.27 KB) Additional Information: full citation, abstract, references, index terms

Memory-related activity is one of the major sources of energy consumption in embedded systems. Many types of memories used in embedded systems allow multiple operating modes (e.g., active, standby, nap, power-down) to facilitate energy saving. Furthermore, it has been known that the potential energy saving increases when the embedded systems use multiple memory banks in which their operating modes are controlled independently. In this paper, we propose (a compiler-directed) integrated approach t ...

Keywords: binding, low energy design, scheduling

15 <u>Dynamic voltage scheduling with buffers in low-power multimedia applications</u> Chaeseok Im, Soonhoi Ha, Huiseok Kim



November 2004 ACM Transactions on Embedded Computing Systems (TECS), Volume 3
Issue 4

Full text available: pdf(394.39 KB) Additional Information: full citation, abstract, references, index terms

Power-efficient design of multimedia applications becomes more important as they are used increasingly in many embedded systems. We propose a simple dynamic voltage scheduling (DVS) technique, which suits multimedia applications well and, in case of soft real-time applications, allows all idle intervals of the processor to be fully exploited by using buffers. Our main theme is to determine the minimum buffer size to maximize energy saving in three cases: (i) single task, (ii) multiple subtask ...

Keywords: Buffer requirement estimation, dynamic voltage scheduling, low-power systems, multimedia applications

16 <u>Reconfigurable system: Energy/power estimation of regular processor arrays</u> Steven Derrien, Sanjay Rajopadhye



October 2002 Proceedings of the 15th international symposium on System Synthesis

Full text available: pdf(909,01 KB) Additional Information: full citation, abstract, references, index terms

We propose a high-level analytical model for estimating the energy and/or power dissipation in VLSI processor (systolic) array implementations of loop programs, particularly for implementations on FPGA based CO-processors. We focus on the respective impact of the array design parameters on the overall off-chip i/o traffic and the number and sizes of the local memories in the array. The model is validated experimentally and shows good results (12.7% RMS error in the predictions).

Keywords: design space exploration, power estimation, processor array partitioning, programmable logic

17 <u>Tuning garbage collection for reducing memory system energy in an embedded java environment</u>



G. Chen, R. Shetty, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, M. Wolczko

November 2002 ACM Transactions on Embedded Computing Systems (TECS), Volume 1 Issue 1

Full text available: pdf(740.23 KB) Additional Information: full citation, abstract, references, index terms

Java has been widely adopted as one of the software platforms for the seamless integration of diverse computing devices. Over the last year, there has been great momentum in adopting Java technology in devices such as cellphones, PDAs, and pagers where optimizing energy consumption is critical. Since, traditionally, the Java virtual machine (JVM), the cornerstone of Java technology, is tuned for performance, taking into account energy consumption requires reevaluation, and possibly redesign of t ...

Keywords: Garbage collector, Java Virtual Machine (JVM), K Virtual Machine (KVM), low power computing

18 Exploiting Resonant Behavior to Reduce Inductive Noise

March 2004 ACM SIGARCH Computer Architecture News, Proceedings of the 31st annual international symposium on Computer architecture, Volume 32 Issue 2

Inductive noise in high-performance microprocessors is a reliabilityissue caused by variations in processor current (di/dt)which are converted to supply-voltage glitches by impedances in the power-supply network. Inductive noise has been addressed byusing decoupling capacitors to maintain low impedance in the power supply over a wide range of frequencies. However, evenwell-designed power supplies exhibit (a few) peaks of high impedanceat resonant frequencies caused by RLC resonant loops. Previousa ...

19 Superscalar architectures: Reducing the complexity of the register file in dynamic superscalar processors

Rajeev Balasubramonian, Sandhya Dwarkadas, David H. Albonesi

December 2001 Proceedings of the 34th annual ACM/IEEE international symposium on **Microarchitecture**

Full text available: pdf(1.34 MB) Additional Information: full citation, abstract, references, citings Publisher Site

Dynamic superscalar processors execute multiple instructions out-of-order by looking for independent operations within a large window. The number of physical registers within the processor has a direct impact on the size of this window as most in-flight instructions require a new physical register at dispatch. A large multi-ported register file helps improve the instruction-level parallelism (ILP), but may have a detrimental effect on clock speed, especially in future wire-limited technologies. ...

20 Optimization: Transistor sizing of energy-delay--efficient circuits

Paul I. Pénzes, Mika Nyström, Alain J. Martin

December 2002 Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems

Full text available: pdf(207.24 KB) Additional Information: full citation, abstract, references, index terms

This paper studies the problem of transistor sizing of CMOS circuits optimized for energydelay efficiency, i.e., for optimal Et^n where E is the energy consumption and t is the delay of the circuit, while n is a fixed positive optimization index that reflects the chosen trade-off between energy and delay. We propose a set of analytical formulas that closely approximate the optimal transistor sizes. We then study an efficient iteration procedure that can furt ...

Keywords: energy-delay optimization, transistor sizing

Results (page 1): ("maximal energy" or "maximum energy") and "per cycle" and time and cycle and cons... Page 7 of 7

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search:

The ACM Digital Library O The Guide

("maximal energy" or "maximum energy") and "per cycle" and

SEARCH



Feedback Report a problem Satisfaction survey

Terms used maximal energy or maximum energy and per cycle and time and cycle and constraint

Found 22,619 of 151,219

Sort results by

Display

results

relevance expanded form

Save results to a Binder Search Tips

Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 21 - 40 of 200

window

Result page: <u>previous</u> <u>1</u> **2** <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Relevance scale

Best 200 shown 21 Energy-oriented compiler optimizations for partitioned memory architectures

V. Delaluz, M. Kandemir, N. Vijaykrishnan, M. J. Irwin

November 2000 Proceedings of the 2000 international conference on Compilers, architectures, and synthesis for embedded systems

Full text available: pdf(749.73 KB) Additional Information: full citation, citings

22 Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor

Power Reduction

Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M.

December 2003 Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture

Full text available: pdf(295.12 KB) Publisher Site

Additional Information: full citation, abstract, index terms

This paper proposes and evaluates single-ISA heterogeneousmulti-core architectures as a mechanism to reduce processor power dissipation. Our design incorporate sheterogeneous cores representing different points in he power/performance design space; during an application's execution, system software dynamically chooses themost appropriate core to meet specific performance and power requirements. Our evaluation of this architecture shows significant energybenefits. For an objective function that optimi ...

23 Scheduling techniques for embedded systems: Scheduler-based DRAM energy management

V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, M. J. Irwin June 2002 Proceedings of the 39th conference on Design automation

Full text available: pdf(172.10 KB)

Additional Information: full citation, abstract, references, citings, index terms

Previous work on DRAM power-mode management focused on hardware-based techniques and compiler-directed schemes to explicitly transition unused memory modules to lowpower operating modes. While hardware-based techniques require extra logic to keep track of memory references and make decisions about future mode transitions, compiler-directed schemes can only work on a single application at a time and demand sophisticated program analysis support. In this work, we present an operating system (OS) ...

Keywords: DRAM, energy estimation, energy management, operating systems, scheduler

24 An optimal memory allocation scheme for scratch-pad-based embedded systems
Oren Avissar, Rajeev Barua, Dave Stewart



November 2002 ACM Transactions on Embedded Computing Systems (TECS), Volume 1
Issue 1

Full text available: pdf(396.62 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>

This article presents a technique for the efficient compiler management of software-exposed heterogeneous memory. In many lower-end embedded chips, often used in microcontrollers and DSP processors, heterogeneous memory units such as scratch-pad SRAM, internal DRAM, external DRAM, and ROM are visible directly to the software, without automatic management by a hardware caching mechanism. Instead, the memory units are mapped to different portions of the address space. Caches are avoided due to the ...

Keywords: Memory, allocation, embedded, heterogeneous, storage

25 <u>Caches and Memory Systems: Heterogeneous memory management for embedded systems</u>



Oren Avissar, Rajeev Barua, Dave Stewart

November 2001 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems

Full text available: pdf(241.12 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

This paper presents a technique for the efficient compiler management of software-exposed heterogeneous memory. In many lower-end embedded chips, often used in microcontrollers and DSP processors, heterogeneous memory units such as scratch-pad SRAM, internal DRAM, external DRAM and ROM are visible directly to the software, without automatic management by a hardware caching mechanism. Instead the memory units are mapped to different portions of the address space. Caches are avoided because of th ...

Keywords: embedded, heterogeneous, memory, storage

26 An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches Changkyu Kim, Doug Burger, Stephen W. Keckler



October 2002 Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, Volume 37, 30, 36 Issue 10, 5, 5

Full text available: pdf(1.33 MB) Additional Information: full citation, abstract, references, citings

Growing wire delays will force substantive changes in the designs of large caches. Traditional cache architectures assume that each level in the cache hierarchy has a single, uniform access time. Increases in on-chip communication delays will make the hit time of large on-chip caches a function of a line's physical location within the cache. Consequently, cache access times will become a continuum of latencies rather than a single discrete latency. This non-uniformity can be exploited to provide ...

27 A Geometric Approach to Multi-Criterion Reinforcement Learning

Shie Mannor, Nahum Shimkin

August 2004 The Journal of Machine Learning Research, Volume 5

Full text available: pdf(459.68 KB) Additional Information: full citation, abstract, index terms

We consider the problem of reinforcement learning in a controlled Markov environment with multiple objective functions of the long-term average reward type. The environment is initially unknown, and furthermore may be affected by the actions of other agents, actions that are observed but cannot be predicted beforehand. We capture this situation using a stochastic game model, where the learning agent is facing an adversary whose policy is arbitrary and unknown, and where the reward function is ve ...

28 <u>Memory optimization: A post-compiler approach to scratchpad mapping of code</u> Federico Angiolini, Francesco Menichelli, Alberto Ferrero, Luca Benini, Mauro Olivieri September 2004 **Proceedings of the 2004 international conference on Compilers,** architecture, and synthesis for embedded systems

Full text available: pdf(154.30 KB) Additional Information: full citation, abstract, references, index terms

ScratchPad Memories (SPMs) are commonly used in embedded systems because they are more energy-efficient than caches and enable tighter application control on the memory hierarchy. Optimally mapping code and data to SPMs is, however, still a challenge. This paper proposes an optimal scratchpad mapping approach for code segments, which has the distinctive characteristic of working directly on application binaries, thus requiring no access to either the compiler or the application source code - a c ...

Keywords: design automation, dynamic programming, embedded design, executable patching, memory hierarchy, optimization algorithm, post-compiler processing, power saving, scratchpad memory

29 <u>Issues in partitioning & design space eploration for codesign: Automatic application-specific instruction-set extensions under microarchitectural constraints</u>
Kubilay Atasu, Laura Pozzi, Paolo Ienne
June 2003 **Proceedings of the 40th conference on Design automation**

Additional Information: full citation, abstract, references, citings, index

Full text available: pdf(656.99 KB)

Many commercial processors now offer the possibility of extending their instruction set for a specific application---that is, to introduce customised functional units. There is a need to develop algorithms that decide automatically, from high-level application code, which operations are to be carried out in the customised extensions. A few algorithms exist but are severely limited in the type of operation clusters they can choose and hence reduce significantly the effectiveness of specialisation ...

Keywords: ASIPs, codesign, customisable processors, instruction-set extensions

30 A low-power in-order/out-of-order issue queue

Yu Bai, R. Iris Bahar

June 2004 ACM Transactions on Architecture and Code Optimization (TACO), Volume 1
Issue 2

To better address power concerns, a good design strategy should be flexible enough to dynamically reconfigure available resources according to the application's needs such that extra power is dissipated only when it is really needed. In this work, we focus on power-aware solutions for the issue queue (IQ) in an out-of-order superscalar processor. We propose two schemes that partition the IQ into FIFOs such that only the instructions at the head of each FIFO may request to issue. We then monitor ...

Keywords: High-performance, instruction issue logic, low power

31 <u>Session 9B: Power issues in high level synthesis: Transient power management through high level synthesis</u>



Vijay Raghunathan, Srivaths Ravi, Anand Raghunathan, Ganesh Lakshminarayana November 2001 **Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design**

Full text available: 🔁 pdf(221.14 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit's power dissipation (e.g., peak power, and power gradient or differential) in addition to its average power consumption. Current transient power analysis and reduction approaches are mostly at the transistor- and logic-levels. We argue that, as was the case with average power minimization, architectural solutions to transient power problems can complement and significan ...

32 <u>The NYU Ultracomputer—designing a MIMD, shared-memory parallel machine</u> (Extended Abstract)



Allan Gottlieb, Ralph Grishman, Clyde P. Kruskal, Kevin P. McAuliffe, Larry Rudolph, Marc Snir April 1982 **Proceedings of the 9th annual symposium on Computer Architecture**

Full text available: pdf(1.36 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

We present the design for the NYU Ultracomputer, a shared-memory MIMD parallel machine composed of thousands of autonomous processing elements. This machine uses an enhanced message switching network with the geometry of an Omega-network to approximate the ideal behavior of Schwartz's paracomputer model of computation and to implement efficiently the important fetch-and-add synchronization primitive. We outline the hardware that would be required to build a 4096 processor system using 1990' ...

33 <u>Using an oracle to measure potential parallelism in single instruction stream programs</u>
Alexandru Nicolau, Joseph A. Fisher



December 1981 Proceedings of the 14th annual workshop on Microprogramming

Full text available: 🔁 pdf(848.06 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>

Horizontally microprogrammable CPUs belong to a class of machines having statically schedulable parallel instruction execution (SPIE machines). Several experiments have shown that within basic blocks, real code only gives a potential speed-up factor of 2 or 3 when compacted for SPIE machines, even in the presence of unlimited hardware. In this paper, similar experiments are described. However, these measure the potential parallelism available using any global compaction method, that is, one ...

34 <u>Hardware-managed register allocation for embedded processors</u> Xiaotong Zhuang, Tao Zhang, Santosh Pande



June 2004 ACM SIGPLAN Notices, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools, Volume 39 Issue 7

Full text available: pdf(265.98 KB) Additional Information: full citation, abstract, references, index terms

Most modern processors (either embedded or general purpose) contain higher number of physical registers than those exposed in the ISA. Due to a variety of reasons, this phenomenon is likely to continue especially on embedded systems where encoding space is very limited. Saving the encoding space leads to lower power consumption in the I-cache; on the other hand, harnessing more physical registers saves power in the memory subsystem and reduces latency as well. These design decisions however resu ...

Keywords: architected registers, embedded systems, physical registers, power

consumption, register allocation

35 Survey of code-size reduction methods

Árpád Beszédes, Rudolf Ferenc, Tibor Gyimóthy, André Dolenc, Konsta Karsisto September 2003 **ACM Computing Surveys (CSUR)**, Volume 35 Issue 3

Full text available: pdf(443.89 KB) Additional Information: full citation, abstract, references, index terms

Program code compression is an emerging research activity that is having an impact in several production areas such as networking and embedded systems. This is because the reduced-sized code can have a positive impact on network traffic and embedded system costs such as memory requirements and power consumption. Although code-size reduction is a relatively new research area, numerous publications already exist on it. The methods published usually have different motivations and a variety of appli ...

Keywords: code compaction, code compression, method assessment, method evaluation

36 Speculative software management of datapath-width for energy optimization Gilles Pokam, Olivier Rochecouste, André Seznec, François Bodin

June 2004 ACM SIGPLAN Notices, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools, Volume 39 Issue 7

Full text available: pdf(609.97 KB) Additional Information: full citation, abstract, references, index terms

This paper evaluates managing the processor's datapath-width at the compiler level by means of exploiting dynamic narrow-width operands. We capitalize on the large occurrence of these operands in multimedia programs to build static narrow-width regions that may be directly exposed to the compiler. We propose to augment the ISA with instructions directly exposing the datapath and the register widths to the compiler. Simple exception management allows this exposition to be only speculative. In thi ...

Keywords: clock-gating, compiler, energy management, narrow-width regions, reconfigurable computing, speculative execution

37 Method-level phase behavior in java workloads

Andy Georges, Dries Buytaert, Lieven Eeckhout, Koen De Bosschere

October 2004 ACM SIGPLAN Notices, Proceedings of the 19th annual ACM SIGPLAN Conference on Object-oriented programming, systems, languages, and applications, Volume 39 Issue 10

Full text available: pdf(695.63 KB) Additional Information: full citation, abstract, references, index terms

Java workloads are becoming more and more prominent on various computing devices. Understanding the behavior of a Java workload which includes the interaction between the application and the virtual machine (VM), is thus of primary importance during performance analysis and optimization. Moreover, as contemporary software projects are increasing in complexity, automatic performance analysis techniques are indispensable. This paper proposes an off-line method-level phase analysis approach for ...

38 Processors: Predictable performance in SMT processors

Francisco J. Cazorla, Peter M.W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramirez, Mateo Valero

April 2004 Proceedings of the first conference on computing frontiers on Computing frontiers

Full text available: pdf(307.27 KB) Additional Information: full citation, abstract, references, index terms

Current instruction fetch policies in SMT processors are oriented towards optimization of

overall throughput and/or fairness. However, they provide no control over how individual threads are executed, leading to performance unpredictability, since the IPC of a thread depends on the workload it is executed in and on the fetch policy used. From the point of view of the Operating System (OS), it is the job scheduler that determines how jobs are executed. However, when the OS runs on an SMT processor ...

Keywords: ILP, SMT, multithreading, operating systems, performance predictability, real time, thread-level parallelism

39 Low-energy for deep-submicron address buses

Luca Macchiarulo, Enrico Macii, Massimo Poncino

August 2001 Proceedings of the 2001 international symposium on Low power electronics and design

Full text available: pdf(314.03 KB) Additional Information: full citation, references, citings, index terms

40 Pen computing: a technology overview and a vision

André Mever

July 1995 ACM SIGCHI Bulletin, Volume 27 Issue 3

Full text available: pdf(5.14 MB)

Additional Information: full citation, abstract, citings, index terms

This work gives an overview of a new technology that is attracting growing interest in public as well as in the computer industry itself. The visible difference from other technologies is in the use of a pen or pencil as the primary means of interaction between a user and a machine, picking up the familiar pen and paper interface metaphor. From this follows a set of consequences that will be analyzed and put into context with other emerging technologies and visions. Starting with a short historic ...

Results 21 - 40 of 200 Result page: <u>previous 1 2 3 4 5 6 7 8 9 10 next</u>

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search:

The ACM Digital Library O The Guide

("maximal energy" or "maximum energy") and "per cycle" and

SEARCH



Feedback Report a problem Satisfaction survev

Terms used maximal energy or maximum energy and per cycle and time and cycle and constraint

Found 22.619 of 151.219

Sort results by

Display

results

relevance

expanded form

Save results to a Binder Search Tips

Try an Advanced Search Try this search in The ACM Guide

Results 41 - 60 of 200

window

☐ Open results in a new

Best 200 shown

Result page: previous 1 2 3 4 5 6 7 8 9 10 next

Relevance scale

41 Methods for true power minimization

Robert W. Brodersen, Mark A. Horowitz, Dejan Markovic, Borivoje Nikolic, Vladimir Stojanovic November 2002 Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(506.33 KB)

Additional Information: full citation, abstract, references, citings, index terms

This paper presents methods for efficient power minimization at circuit and microarchitectural levels. The potential energy savings are strongly related to the energy profile of a circuit. These savings are obtained by using gate sizing, supply voltage, and threshold voltage optimization, to minimize energy consumption subject to a delay constraint. The true power minimization is achieved when the energy reduction potentials of all tuning variables are balanced. We derive the sensitivity of ene ...

42 Energy-aware compiling and scheduling: CPU scheduling for statistically-assured realtime performance and improved energy efficiency



Haisang Wu, Binoy Ravindran, E. Douglas Jensen, Peng Li

September 2004 Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Full text available: pdf(171.24 KB) Additional Information: full citation, abstract, references, index terms

We present a CPU scheduling algorithm, called Energy-efficient Utility Accrual Algorithm (or EUA), for battery-powered, embedded real-time systems. We consider an embedded software application model where repeatedly occurring application activities are subject to deadline constraints specified using step time/utility functions. For battery-powered embedded systems, system-level energy consumption is also a primary concern. We consider CPU scheduling that (1) provides assurances on individ ...

Keywords: energy-efficient scheduling, real-time systems, time/utility functions, utility accrual scheduling

43 The importance of being square

Clyde P. Kruskal, Marc Snir

January 1984 ACM SIGARCH Computer Architecture News, Proceedings of the 11th annual international symposium on Computer architecture, Volume 12 Issue 3

Full text available: pdf(662.13 KB) Additional Information: full citation, abstract, references, index terms

We present a theory that defines performance of packet-switching interconnection networks (delay and capacity) and their cost in terms of their geometry. This is used to prove that square banyan networks have optimal performance/cost ratio. These results, together with some known results on the complexity of routing in multistage networks, show that multistage shuffle-exchange networks are the unique networks with both optimal performance and simple routing. Finally, square delta networks a ...

44 A profile-based energy-efficient intra-task voltage scheduling algorithm for real-time applications




Dongkun Shin, Jihong Kim

August 2001 Proceedings of the 2001 international symposium on Low power electronics and design

Full text available: 1 pdf(82.57 KB)

Additional Information: full citation, references, citings, index terms

45 Cycle-accurate simulation of energy consumption in embedded systems
Tajana Šimunić, Luca Benini, Giovanni De Micheli



Full text available: pdf(777.35 KB) Additional Information: full citation, references, citings, index terms

46 Pipeline damping: a microarchitectural technique to reduce inductive noise in supply voltage



Michael D. Powell, T. N. Vijaykumar

May 2003 ACM SIGARCH Computer Architecture News, Proceedings of the 30th annual international symposium on Computer architecture, Volume 31 Issue 2

Full text available: pdf(272.13 KB) Additional Information: full citation, abstract, references, citings

Scaling of CMOS technology causes the power supply voltages to fall and supply currents to rise at the same time as operating speeds are increasing. Falling supply voltages cause noise margins to decrease, while increasing current and frequency makes supply noise injection larger, especially noise caused by inductance in the supply lines. Creating power distribution systems is one of the key challenges in modern chip design. Decoupling capacitance helps reduce inductance effects, but there is of ...

47 <u>Scheduling and resource allocation: Energy-efficient soft real-time CPU scheduling for</u> mobile multimedia systems



Wanghong Yuan, Klara Nahrstedt

October 2003 Proceedings of the nineteenth ACM symposium on Operating systems principles

Full text available: pdf(511.80 KB) Additional Information: full citation, abstract, references, index terms

This paper presents *GRACE-OS*, an energy-efficient soft real-time CPU scheduler for mobile devices that primarily run multimedia applications. The major goal of GRACE-OS is to support application quality of service and save energy. To achieve this goal, GRACE-OS integrates dynamic voltage scaling into soft real-time scheduling and decides how fast to execute applications in addition to when and how long to execute them. GRACE-OS makes such scheduling decisions based on the probability dist ...

Keywords: mobile computing, multimedia, power management

48 Energy-conscious compilation based on voltage scaling
H. Saputra, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, J. S. Hu, C-H. Hsu, U. Kremer

June 2002	ACM SIGPLAN Notices, Proceedings of the joint conference on Languages,
	compilers and tools for embedded systems: software and compilers for
	embedded systems, Volume 37 Issue 7

Full text available: pdf(384.92 KB)

Additional Information: full citation, abstract, references, citings, index terms

As energy consumption has become a majorconstraint in current system design, it is essential to look beyond the traditional low-power circuit and architectural optimizations. Further, software is becoming an increasing portion of embedded/portable systems. Consequently, optimizing the software in conjunction with the underlying low-power hardware features such as voltage scaling is vital. In this paper, we present two compiler-directed energy optimization strategies based on voltage scaling: stat ...

Keywords: energy-aware compilation, loop transformations, optimizing compilers, voltage scaling

49 DB-IR-1 (databases and information retrieval): indexing and query processing effiency:

Energy management schemes for memory-resident database systems

Jayaprakash Pisharath, Alok Choudhary, Mahmut Kandemir

November 2004 Proceedings of the Thirteenth ACM conference on Information and knowledge management

Full text available: pdf(251.47 KB) Additional Information: full citation, abstract, references, index terms

With the tremendous growth of system memories, memory-resident databases are increasingly becoming important in various domains. Newer memories provide a structured way of storing data in multiple chips, with each chip having a bank of memory modules. Current memory-resident databases are yet to take full advantage of the banked storage system, which offers a lot of room for performance and energy optimizations. In this paper, we identify the implications of a banked memory environment in sup ...

Keywords: DRAM, database, energy, hardware energy scheme, multiquery optimization, power consumption, query-directed energy management

50 Low power SOCs and NOCs: Disk drive energy optimization for audio-video applications

Ravishankar Rao, Sarma Vrudhula, Musaravakkam S. Krishnan

September 2004 Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems

Full text available: pdf(653.24 KB) Additional Information: full citation, abstract, references, index terms

Earlier techniques for low power speed control in disk drives running audio/video applications attempted to either match the drive's speed to the data rate requirement of the host application (just-in-time speed), or run it at the maximum drive speed, neither of which are energy-optimal in general. Starting from the theory of DC motors, we obtain a high-level power model of a disk drive. We then analytically obtain the speed profile (function of time) that minimizes the energy required to transf ...

Keywords: disk drive, low power, multimedia, speed control

51 Dynamic compilation for energy adaptation

P. Unnikrishnan, G. Chen, M. Kandemir, D. R. Mudgett

November 2002 Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(156.76 KB) Additional Information: full citation, abstract, references, index terms

While previous compiler research indicates that significant improvements in energy efficiency may be possible if properly optimized code is used, the energy constraints under which a given application code should be optimized may not always be available at compiletime. More importantly, these constraints may change dynamically during the course of execution. In this work, we present a dynamic recompilation/linking framework using which the energy behavior of a given application can be optimized ...

52 Power and energy reduction via pipeline balancing

R. Iris Bahar, Srilatha Manne

May 2001 ACM SIGARCH Computer Architecture News, Proceedings of the 28th annual international symposium on Computer architecture, Volume 29 Issue 2

Full text available: pdf(1.06 MB)

Additional Information: full citation, abstract, references, citings, index terms

Minimizing power dissipation is an important design requirement for both portable and nonportable systems. In this work, we propose an architectural solution to the power problem that retains performance while reducing power. The technique, known as Pipeline Balancing (PLB), dynamically tunes the resources of a general purpose processor to the needs of the program by monitoring performance within each program. We analyze metrics for triggering PLB, and detail instruction que ...

53 Let caches decay: reducing leakage energy via exploitation of cache generational behavior



Zhigang Hu, Stefanos Kaxiras, Margaret Martonosi

May 2002 ACM Transactions on Computer Systems (TOCS), Volume 20 Issue 2

Full text available: pdf(873.03 KB)

Additional Information: full citation, abstract, references, citings, index terms

Power dissipation is increasingly important in CPUs ranging from those intended for mobile use, all the way up to high-performance processors for highend servers. Although the bulk of the power dissipated is dynamic switching power, leakage power is also beginning to be a concern. Chipmakers expect that in future chip generations, leakage's proportion of total chip power will increase significantly. This article examines methods for reducing leakage power within the cache memories of the CPU. Be ...

Keywords: Cache memories, cache decay, generational behavior, leakage power

54 Low-energy intra-task voltage scheduling using static timing analysis Dongkun Shin, Jihong Kim, Seongsoo Lee

June 2001 Proceedings of the 38th conference on Design automation

Full text available: pdf(113.20 KB)

Additional Information: full citation, abstract, references, citings, index

We propose an intra-task voltage scheduling algorithm for low-energy hard real-time applications. Based on a static timing analysis technique, the proposed algorithm controls the supply voltage within an individual task boundary. By fully exploiting all the slack times, a scheduled program by the proposed algorithm always complete its execution near the deadline, thus achieving a high energy reduction ratio. In order to validate the effectiveness of the proposed algorithm, we built a softwa ...

55 Memory Ordering: A Value-Based Approach

March 2004 ACM SIGARCH Computer Architecture News, Proceedings of the 31st annual international symposium on Computer architecture, Volume 32 Issue 2

Full text available: pdf(244.36 KB) Additional Information: full citation, abstract

Conventional out-of-order processors employ a multi-ported, fully-associative load queue to

guarantee correctmemory reference order both within a single thread of executionand across threads in a multiprocessor system. Asimprovements in process technology and pipelining lead tohigher clock frequencies, scaling this complex structure toaccommodate a larger number of in-flight loads becomesdifficult if not impossible. Furthermore, each access to this complex structure consumes excessive amounts of e ...

	to thiscomplex structure consumes excessive amounts of e	
E Gi No	ommunication-Aware Task Scheduling and Voltage Selection for Total Systems nergy Minimization irish Varatkar, Radu Marculescu ovember 2003 Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design ull text available: pdf(190.05 KB) Additional Information: full citation, abstract, index terms	
	In this paper, we present an interprocessor communication-aware task scheduling algorithm applicable to a multiprocessor system executing an application with dependent tasks. Our algorithm takes the application task graph and the architecture graph as inputs, assigns the tasks to processors and then schedules them. As main theoretical contribution, the algorithm we propose reduces the overall systems energy by (i) reducing the total interprocessor communication (ii) executing certain cycles at a	
	Keywords: low-power scheduling, dynamic voltage scaling	
Ni Ka No	In an	
C. No	ycle time and slack optimization for VLSI-chips Albrecht, B. Korte, J. Schietke, J. Vygen ovember 1999 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design Additional Information: full citation, abstract, references, citings, index terms We consider the problem of finding an optimal clock schedule, i.e. optimal arrival times for clock signals at latches of a VLSI chip. We describe a general model which includes all previously considered models. Then we show how to optimize the cycle time and optimally balance slacks on data paths and on clocktree paths. The problem of finding a clock schedule with the optimum cycle time was solved before, either by linear programming or	

59 (Special session) invited talks: selected European activities in SoC low power design methodologies and research networking: Fast, predictable and low energy memory

references through architecture-aware compilation

Peter Marwedel, Lars Wehmeyer, Manish Verma, Stefan Steinke, Urs Helmig
January 2004 Proceedings of the 2004 conference on Asia South Pacific design
automation: electronic design and solution fair 2004

Full text available: pdf(233.00 KB) Additional Information: full citation, abstract, references

The design of future high-performance embedded systems is hampered by two problems: First, the required hardware needs more energy than is available from batteries. Second, current cache-based approaches for bridging the increasing speed gap between processors and memories cannot guarantee predictable real-time behavior. A contribution to solving both problems is made in this paper which describes a comprehensive set of algorithms that can be applied at design time in order to maximally exploit ...

60 <u>Hard real-time scheduling for low-energy using stochastic data and DVS processors</u>
Flavius Gruian



August 2001 Proceedings of the 2001 international symposium on Low power electronics and design

Full text available: pdf(166.48 KB) Additional Information: full citation, references, citings, index terms

Keywords: RTOS, hard real-time, low-energy, scheduling

Results 41 - 60 of 200

Result page: previous 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	. 5	(("6,394,242") or ("6,116,389") or ("5, 370,352") or ("4,787,247") or ("4,638, 194")).PN.	US-PGPUB; USPAT	OR	OFF	2005/03/06 17:47



EEE HOME SEARCH	HIEEE I SHOP I WEB ACCOUNT I CONTACTIEEE	⊕IEEE
Membership Public	ations/Services Standards Conferences Careers/Jobs	, ,
IEEE)	Welcome United States Patent and Trademark Office	I EEE Xplore® 1 Million Documents 1 Million UsersAnd Growing
Help FAQ Terms IEE	EE Peer Review Quick Links	» Search Results
Welcome to IEEE Xplore® Home What Can I Access? Log-out Tables of Contents Journals & Magazines Conference Proceedings Standards	Your search matched 0 of 1131693 documents. A maximum of 500 results are displayed, 15 to a page, sorted be Descending order. Refine This Search: You may refine your search by editing the current search expressinew one in the text box. maximum energy <and>constraint<and>per cycle Check to search within this result set Results Key: JNL = Journal or Magazine CNF = Conference STD = Standa</and></and>	sion or entering a
O- By Author O- Basic O- Advanced O- CrossRef	Results: No documents matched your query.	·
Member Services - Join IEEE - Establish IEEE Web Account - Access the IEEE Member Digital Library		
TELE EITEI PHSC		

Print Format

O- Access the

IEEE Enterprise File Cabinet

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved



Local^{New!} <u>Froogle</u> Images Groups <u>News</u> more »

+(-"maximal energy" -"maximum energy") +"p

Advanced Search Preferences

Web Results 1 - 10 of about 18,000 for +(-"maximal energy" -"maximum energy") +"per cycle" +time +cycle +constraint. (

IPPTI DAC Presentation kit

File Format: Microsoft Powerpoint 97 - View as HTML Instructions Per Cycle (IPC). MINP) Flipflop Constraint. ... than summation between gate delay and wire delay between these two modules divided by target cycle time. www.ece.gatech.edu/~leehs/present/dac04.ppt - Similar pages

Product Folder: SMJ320C6415 - Fixed-Point Digital Signal ...

... Signal Processors (DSPs): 2-, 1.67-, 1.39-ns Instruction Cycle Time; DSP Interrupt Via PCI I/O Cycle. Three Multichannel or eight 8-bit MACs per cycle for a total ... focus.ti.com/docs/prod/folders/print/smj320c6415.html - 101k - Cached - Similar pages

Product Folder: TMS320C6418 - Fixed-Point Digital Signal ...

2-ns Instruction Cycle Time; 500-MHz Clock Rate; 4000 MIPS. Eight x 8-Bit Multiplies (16-Bit Results) per Clock Cycle. MMACS), or eight 8-bit MACs per cycle for a ... focus.ti.com/docs/prod/folders/print/tms320c6418.html - 101k - Cached - Similar pages [More results from focus.ti.com]

IIR

... multiple contexts would be applicable anywhere cycle constraints exist. ... in designs where an area/time tradeoff is the existing resources on a per cycle basis. www-cad.eecs.berkeley.edu/~sjweber/ ArchitecturalImprovement/writeup.html - 12k - Cached - Similar pages

[PDF] Fast Cycle-Accurate Simulation and Instruction Set Generation for ...

File Format: PDF/Adobe Acrobat - View as HTML

... was running an average of five primitive operations per cycle. ... Pentium 4. 6.3 Discussion The actual time taken to ... controlling the pipeline on a cycle to cycle ... www-cad.eecs.berkeley.edu/~sjweber/p150-weber2.pdf - Similar pages [More results from www-cad.eecs.berkelev.edu]

[PDF] Cycle Time and Slack Optimization for VLSI Chips

File Format: PDF/Adobe Acrobat

... signal might encounter more than one storage element per cycle (for example 3 Computing the optimal cycle time ... the special variable T. If a constraint has two x ... portal.acm.org/ft_gateway.cfm?id=340019&type=pdf - Similar pages

[PDF] Physically-Based, Real-Time Visualization and Constraint Analysis ...

File Format: PDF/Adobe Acrobat - View as HTML

For instance, if a constraint is omitted or cast incorrectly, an optimizer will often return a physically Rate of Learning) = Learning Cycle * Cycle Time (5) ... web.mit.edu/kwillcox/www/2003-3876.pdf - Similar pages

TMS320C6416 - (C641x or C64xx or C6416) Fixed point DSP (Digital ...

... 2400 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a The VCP supports constraint lengths K = 5, 6, 7, 8, and 9, rates Cycle Time (ns), 1.67. www.entegra.co.uk/c6416.htm - 19k - Cached - Similar pages

(PDF) Real-time Reconfigurable Hardware WSAT Variants

File Format: PDF/Adobe Acrobat - View as HTML

The result is a one flip per cycle implementation. Given the real-time reconfiguration

Google Search: +(-"maximal energy" - "maximum energy") + "per cycle" +time +cycle +constraint

capability, this may be a promising candidate One flip per clock **cycle**. www.comp.nus.edu.sg/~henz/publications/ps/sat2003.pdf - <u>Similar pages</u>

Optimize Timing Margins For Your High-Speed Interface

... digital buses are sending data multiple times **per cycle** via an The minimum hold-**time** requirement is calculated as: the timing budget is based on a half **cycle**: ... elecdesign.com/Articles/ArticleID/9611/9611.html - Similar pages

Gooooooogle >

Result Page:

1 2 3 4 5 6 7 8 9 10

<u>Next</u>

Free! Get the Google Toolbar. Download Now - About Toolbar



+(-"maximal energy" -"maximum en

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google



Web Images Groups News Froogle Local New! more »

+(-"maximal energy" -"maximum energy") +"p

Search Advanced Search Preferences

Web Results 11 - 20 of about 18,000 for +(-"maximal energy" -"maximum energy") +"per cycle" +time +cycle +constraint.

picoChip - picoChip - picoArray

... time and do not need run-time arbitration allowing 10.24 Billion 16-bit MPYs, 1 MPY per cycle per processor. Real code metrics: ~2.3 instructions / cycle for hand ... www.picochip.com/technology/picoarray - 14k - Cached - Similar pages

[PPT] Homework 3 solutions

File Format: Microsoft Powerpoint 97 - View as HTML

Checking that the **constraint** is satisfied: The total up **time per cycle** is the sum of these times which is .02936 ... As a percentage of the total **cycle time** this is ... faculty.washington.edu/berkin/inde430/HW3Lecture.ppt - <u>Similar pages</u>

[DOC] IndE 430: Manufacturing Scheduling and Inventory

File Format: Microsoft Word 2000 - View as HTML

Checking that the **constraint** is satisfied: The total up **time per cycle** is the sum of these times which is ... As a percentage of the total **cycle time** this is .02936 ... faculty.washington.edu/berkin/inde430/HW3sol.doc - <u>Similar pages</u>

[PDF] Reducing Power with Dynamic Critical Path Information

File Format: PDF/Adobe Acrobat - View as HTML

... equal to the performance (in instructions **per cycle**) divided by of the targeted structure is a **constraint** on the ... assumes the cache sets the **cycle time** of the ... www-cse.ucsd.edu/users/tullsen/cppower.pdf - <u>Similar pages</u>

PMIW--LinkStep

... often as long as we can afford the CPU time. ... be called more than once per main loop cycle, they need to be evaluated, it will be called once per cycle (and if ... www.cs.tufts.edu/~jacob/plug/doc/linkstep.html - 5k - Cached - Similar pages

[PDF] Project PART 3 The last part of the project is for you to ...

File Format: PDF/Adobe Acrobat - View as HTML

Thus, the same Cin **constraint** for the address bits also That is the total Energy **per cycle**, so if you divide that number by the **cycle-time** it nicely gives ... www.stanford.edu/class/ee313/handouts/h36_project3.pdf - Similar pages

[PDF] SIMPLIFIED CAPACITY CONCEPTS

File Format: PDF/Adobe Acrobat - View as HTML

... time, opposing flow rate per lane per cycle; number of subtract "non-available" green time rather than applying ... the capacity per traffic signal cycle on a ... www.accessmanagement.gov/ AM2004/AM0419c Levision ppr.pdf - Similar pages

[PDF] Hardware Implementations of Real-Time Reconfigurable WSAT Variants

File Format: PDF/Adobe Acrobat - View as HTML

The result is a one flip **per cycle** implementation. Given the real- **time** reconfiguration capability, this may be a promising candidate One flip per clock **cycle**. www.comp.nus.edu.sg/~henz/publications/ps/fpl2003.pdf - <u>Similar pages</u>
[More results from www.comp.nus.edu.sg]

[PPT] High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic ...

File Format: Microsoft Powerpoint 97 - View as HTML

Google Search: +(-"maximal energy" -"maximum energy") +"per cycle" +time +cycle +constraint

long cycle time: 6 events per cycle. data "tokens" are forced far apart in time.

Cycle Time =. Timing Constraint: PC=0 must arrive before Eval de-asserted.

www.cs.unc.edu/~montek/teaching/ spring-04/lookahead-pipelines.ppt - Similar pages

[PDF] Optimization of Task Allocation problem in a clustered sensor ... File Format: PDF/Adobe Acrobat - View as HTML cluster resource allocation as a distributed **constraint** satisfaction r System **cycle time**, which is ... a i (t) Available processing capacity **per cycle** of gateway ... www.csee.umbc.edu/~younis/ Publications/ISCC03/Younis_ISCC2003.pdf - Similar pages

◆ Gooooooooogle ▶

Result Page: **Previous** 1 2 3 4 5 6 7 8 9 1011 Next

+(-"maximal energy" -"maximum en Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google



Web Images Groups News Froogle Local New! more »

+(-"maximal energy" -"maximum energy") +"p

Search

Advanced Search Preferences

Web Results 21 - 30 of about 18,000 for +(-"maximal energy" -"maximum energy") +"per cycle" +time +cycle +constraint.

[PDF] Power dissipation has become a major microprocessor design ...

File Format: PDF/Adobe Acrobat - View as HTML

... become a major microprocessor design constraint, so much clock speed or instructions

per cycle (IPC) performance. to assess whether the cycle time overhead of ...

www.cs.pitt.edu/~melhem/courses/3530/papers/ch3.pdf - Similar pages

[PDF] Microsoft PowerPoint - CSCE611-Lecture1.ppt

File Format: PDF/Adobe Acrobat - View as HTML

Improve the turnaround time per cycle. Behavioral or functional constraint violations

cause 50-80% of cycling between design steps. Cycle-based Simulation?

www.cse.sc.edu/~jimdavis/Courses/ 2004-Spring%20CSCE%20611/LectureNotes/CSCE611-Lecture1.pdf - Similar pages

[PDF] Microsoft PowerPoint - CSCE611-Lecture15.ppt

File Format: PDF/Adobe Acrobat - View as HTML

Improve the turnaround time per cycle. Behavioral or functional constraint violations

cause 50-80% of this part of the process: ie, using cycle-based versus ...

www.cse.sc.edu/~jimdavis/Courses/ 2004-Spring%20CSCE%20611/LectureNotes/CSCE611-Lecture15.pdf -

Similar pages

[PDF] Constraint Analysis Constraint Analysis in Vulcan in Vulcan

File Format: PDF/Adobe Acrobat - View as HTML

I Modeling I Constraint Analysis Rate of Execution (operations) Rate of Execution

(operations) I assuming a synchronous execution model with cycle time τ, ...

www.ece.utexas.edu/~bevans/courses/ ee382c/lectures/spring2000/23 hwsw/Vulcan98.pdf - Similar pages

IPDFI Microsoft PowerPoint - USCISI Dynamite 5.2000-PI-Seattle.ppt

File Format: PDF/Adobe Acrobat - View as HTML

... Neighbors propagate constraints to restrict their domains • Interleave value selection

with constraint propagation average effort per cycle 0 Real-time ...

204.194.72.101/pub/ant2000may/ USC-ISI_%20Dynamite_Tambe.pdf - Similar pages

[PDF] MO: AV-BA

File Format: PDF/Adobe Acrobat - View as HTML

If multiple replays occur per cycle and one is a cache ... the processor should not,

for a second time, replay a are based on the observation that any cycle in the ...

www.cs.wisc.edu/~cain/pubs/cain microbestof04.pdf - Similar pages

[PDF] Fast Cycle-Accurate Simulation and Instruction Set Generation for ...

File Format: PDF/Adobe Acrobat - View as HTML

... was running an average of five primitive operations per cycle. ... 6.3 Discussion The

actual time taken to create ... controlling the pipeline on a cycle to cycle basis ...

www.gigascale.org/pubs/ 566/wmgsk codes04 fmo algorithm.pdf - Similar pages

[PDF] 2601138 615..622

File Format: PDF/Adobe Acrobat

... time in accordance with data arriving once per cycle and not queue has been discharged

and to avoid wasting time. ... 3) restricts the length of the cycle at the ...

www.ingentaconnect.com/content/ pal/01605682/2001/00000052/00000006/2601138 - Similar pages

[PDF] Voltage Scheduling Problem for Dynamically Variable Voltage ...

File Format: PDF/Adobe Acrobat - View as HTML

(C) 5.0 2 25MHz 250M cycle Several tasks are executed on a processor until a spec-

i ed deadline time. ... The average switched capacitance per cycle of taskj ...

www.lysator.liu.se/~nossid/ 5.%20Voltage%20Scheduling%20Problem%20for%20Dynamically%20%20Variable%20Voltag... -

Similar pages

[PPT] A model for synchronous digital hardware

File Format: Microsoft Powerpoint 97 - View as HTML

... maintain event ordering at both sides of a channel, the circuit must satisfy data

bundling constraint: delay per cycle: 4 gate delays. cycle time: Tc = (N+1) T ...

www.win.tue.nl/~johanl/educ/2IN30/vlsip2004-4.ppt - Similar pages

Next

+(-"maximal energy" -"maximum en Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google